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PREFACE 
Some applications of modern computer technology require that 
large blocks of information be stored for long periods of time or 
even permanently. The computer application of language translation 
is one example. While the nature of the stored information may 
never be changed, it is important that the read-out time be very 
short and, of course,the overall cost and reliability is always 
an important facet to the design of any device. 
To fulfill the need for a memory device that will store 
permanent information, and have the above mentioned characteristics, 
the read-only memory has come into being. There are many ways to 
design a read-only memory and this thesis is the study of one type 
of read-only memory, a biased magnetic core memory. 
The first part of the thesis discusses the technique of 
operating a d-c current biased core. Then an individual core is 
investigated to determine some of the necessary characteristics, 
and finally the cores are arranged in matrix form and tested for 
various operating conditions. The main approach to the study was 
made through experimental procedures, but analytical aspects were 
not neglected. 
I would like to express sincere appreciation to Professor 
Paul A. Mccollum for his helpful advice and instruction, and for 
supplying the magnetic cores used in the study. 
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A special recognition is due to my wife and my parents for 
their interest and encouragement, and many thanks to Connie Beth 
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CHAPTER I 
INTRODUCTION 
It would be difficult to over emphasize the importance of a 
memory unit to the operation of a digital computer. A digital 
computer could be operated without a memory by the sole use of 
input-output equipment, but it would be very slow and inc(i)tlvenient. 
F:or instance, the operations to be performed could be read one 
by one from an input device, together with tne initial data, then 
intermediate results could be written onto an output device and 
then transferred back through the input equipment as needed. This 
is not all that would be involved in operating a computer without 
a memory, but it does show the severe limitations imposed on the 
speed, flexibility, and reliability of a digital computer. 
A memory is capable of retaining information written into 
it until, at some future time, the information is read-out and 
used by the arithmetic and/or logic circuits of the computer. Some 
of the most recently developed memory devices reflecting rather 
ingeaious techniques include the twistor, magnetic cards (with a 
total practical capacity of five and one-half million characters), 
the phenomenon of spin echo (1), and cryoelectric memories (2). 
In reading out the information from a memory, the read-out pro-
cess can be either of a destructive- or nondestructive nature. 
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Destructive read-out deletes the information from the memory. Non-
destructive read-out either removes the information and immediately 
writes it back in, or the information is merely sensed and not re-
moved at all. 
A read-only memory might be classified as a memory with a fast 
read-out time and a comparatively infrequent write-in occurance. 
The extreme case would be to have the information permanently fixed 
into the memory and used for the read process only. 
Interest in read-only memories has accelerated in the last few 
years due to the fact that they can fulfill certain applications in 
modern data processing at a saving in space and cost. Read-only 
memories can also have short access times plus extremely high reli-
ability. The memory is normally use~ for storing any informatioa 
that is used time after time and remains invariant, such as mathe-
matical and vocabulary tables, payroll information, and language 
translation dictionaries. 
A rather new and versatile application for a read-only memory 
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is that of incorporating a replaceable memory into a general purpose 
computer, in which different applications of the computer would 
require certain read-only memory units designed for particular 
applications. Thus, an otherwise general purpose machine could be 
quickly converted to a specialized machine for specialized appli-
cations as Patrick (10) has mentioned. Replacement of the read-
only memory unit could conceivably change the order code repertoire 
of the machine, as well as providing stored tables, etc. This would, 
in effect, customize a general purpose computer for any one partic-
ular application. 
One type of read-only memory that should be seriously con-
sidered by virtue of the reliable operation associated with it is 
the core matrix memory. 
A core matrix memory of the general purpose, write-in, read-
out type, requires a write-in current pulse for the purpose of 
storing information in the cores. When adapted for read-only oper-
ation, the core matrix will have a d=c bias line appropriately 
threaded through the cores for establishing the stored information 
pattern. Thus, the direction the bias line takes through a given 
individual core establishes the nature of the information stored in 
that core. The stored information is permanent in as much as the 
bias line is always energized with a d-c current. Read-out is 
accomplished by the standard core reading technique of '''disturbing'' 
the core. 
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It can be seen then that the read-only core matrix memory will 
not need the write-in current drivers with the associated address 
selection logic as required by a general purpose core memory. Thus, 
a notable saving in cost and size is accomplished. Furthermore, it 
is conceivable that several bias windings could be threaded through 
the memory, each with its own information pattern, the desired pat-
tern being selected by merely energizing the appropriate bias line. 
An illustration of a simple three by three matrix memory with two 
bias lines is shown in Figure 1. 
A core matrix can also serve as a generator of control pulses 
for certain arithmetic control lines. For instance, in a shift reg-
ister a certain combination of pulses may be required to shift the 
register two places right, whereas another combination is required 
Bias 
Lines 
Input 
Lines 
Sense Lines 
--~~~-.A.--~~~-r ' 
Figure l. A Biased Magnetic Core Matrix Memory 
to shift the register five: places left. Thus, a different combi-
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nation of pulses is required for each operation of the register. By 
using a core matrix, the combinations of pulses can be obtai.ned by 
merely applying an interrogation pulse tG the correct row in the 
matrix. 
Some of the fixed read-only memories to date include the use of , 
twistors (2), capacitor matrix (3), ferrite slugs (4), and map.etie 
cores (8). 
This study is concerned with determining the operating CQlldi-
tions and some of the nec~ssary characteristics of one individual 
tape wound core, and then the assembly of a four by four test matrix, 
operated as a biased core read-only memory, to study smne of the 
problems associated with a memory matrix. 
CHAPTER II 
PRQPERTIES OF MAGNETIC CORES AND THE READ-
ONLY BIASED MAGNETIC CORE 
Single Core Operati0n 
An ideal magnetic core would have a magnetic characteristic as 
shown in Figure 2, however, a more realistic representation for the 
characteristic of a typical core is shown in Figure 3. 
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Figure 2. Ideal Magnetic 
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Figure 3, Realistic Mag-
netic Characteristic 
of a Core 
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If a wire is wound around a core and a current passed through 
the wire, a magnetic field is set up surrounding the wire and the 
core. A magnetomotive force, NI, (the number of turns of wire times 
the current in amperes flowing in the wire) is created which will 
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magnetize the core in one of two directions, as shown in Figure 4. 
Current 
-
__.. 
Figure 4. The Directions of Magnet• 
ization in a Core 
The direction in w-hich the core is magnetized depends upon the 
direction in which the current is flowing in the wire. 
H, the magnetic field intensity, is proportional to magneto• 
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motive force, NI, so that in Figure 3 the units of H will be propor-
tional to ampere-turns. Bis magnetic flux density and is propor-
tional to magnetic flux r/J, whose units are maxwells, so that B will 
be proportional to maxwells. 
When an mm£ (magnetomotive force) af fHc is applied, the col;'e 
will have a flux density corresponding to po:i.nt a in Figure 3. Then 
if the mmf is decreased to zero, the core flux density will move to 
point b, and the core will retain an amount of flux density equal to 
tBr, until another mmf is applied. Likewise, if an mmf equal to ·He 
is applied and then removed, the state of the core will be at point 
f and an amouat of flux density equal to -Br will be present in the 
core. 
The ability of a core to store or retain information is called 
remanence and the value of flux density equal to Br is called the 
rem.anent flux density. Therefore, if the core contains an amount of 
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flux equivalent to I-Br, we can arbitrarily assign this state a value 
of Boolean ONE, and if the core contains a -Br amount of flux density 
it is in the Boolean ZERO state. Thus, the magnet core is a binary 
storage device. 
To change the state of the core from a ONE to a ZERO or vice 
versa, an mmf with a magnitude of at least He must be applied. If 
a small mmf such as Hc/2 or Hc/3 is applied, the core will not switch 
from one state te the other, but will return to almost the original 
state. This allows a core to be partially driven without changing 
the state of the cere. 
Coincident Current Operation 
Because a core can be partially excited without changing its 
state, this enables one to arrange the cores in a matrix which can 
be used as a memory device. A simple coincident current matrix is 
shown in Figure Sa, along with the hysteresis loop for a core oper-
ated by coincident current shown in Figure Sb. 
B 
1 
s 
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Figure 5. Coincident Current Matrix 
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If a current of fit/2 (where It produces an mmf of Ht) is 
applied to each of two intersecting wires, the core at the inter-
section will be forced into the ONE state. Similarly, if a current 
corresponding to -Ht/2 is applied to each of two intersecting wires, 
the core at the intersection will be forced into the ZERO state. 
For example, if lines Band D have half currents It/2 applied to 
them, respectively, core number four will be forced into the ONE 
state. At the same time, cores two and three will receive half 
currents, but this half current will not change their state. If 
core number four was in the ZERO state previously, it would have 
been changed into the ONE state, and a complete flux reversal would 
have occurred. But if the core was already in the ONE state when 
the half currents were applied, a small flux change would occur, but 
the core would remain in the ONE state. 
If all the cores are linked by a sense line~ or output line, the 
change in flux caused by the core changing from the ZERO state to the 
ONE state will induce a voltage and is detected at the terminals SS. 
In general, to write information into the matrix, half currents 
of amplitude =It/2 are applied to all the lines, thus setting all the 
cores to the ZERO state. Then, the cores selected to be in the ONE 
state will be set, by applying a tlt/2 curre.11t to the desired lines. 
Coincident current selection in terms of the hysteresis loop is 
explained in Figure Sb. Half currents correspond to Ht/2 or -Ht/2. 
Full currents correspond to tHt or -Rt. The best suited cores are 
cores in which Rk exceeds Ht/2 by as large a factor as possible. 
The sense line in a coincident current matrix memory links all 
the cores in a given plane. Therefore, when information is read out 
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of the matrix, undesired voltages induced by the half selected cores 
will be present. For example, in a sixty-four by sixty-four matrix, 
during one read cycle there will be the desired signal (either a 
ZERO or a ONE) plus small signals from 126 half selected cores. It 
can be seen that if these 126 small signals were to add they could 
present a signal as large or larger than the desired signal. This 
means that a ONE could be detected when the selected core actually 
contained a ZERO. Of course, if the hysteresis loop was perfectly 
flat in the saturation region, these half selected cores would not 
induce a voltage in the sense line. But since the hysteresis loop 
is not flat, this problem must be overcome. One way to approach 
this problem, is to link the sense winding through the matrix cores 
in alternating polarities, so that equal numbers of half-selected 
cores provide positive and negative signals. If the sense winding 
is linked correctly, the undesired signals will cancel, thus leaving 
only the desired signal. Besides having the sense winding linked 
correctly, the characteristics of all the coxes must be uniform, and 
there must also be uniform driving functiona in order for the un-
desired signals to cancel. 
The operation of a coincident current matrix as described here, 
is one in which the information is read-out by resetting all the 
cores to ZERO, thus destroying the information. Usually, the in-
formation is then rewritten back into the memory for possible future 
use. If it is desired te read-out this same information a second 
time, it must first be rewritten into the matrix. This type of 
read-out is called destructive read-out. 
The coincident current method of selection has been described 
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in order to gain a better understanding of the biased magnetic core 
read-only principles. Coincident current selection is probably the 
widest used method of magnetic core storage. 
Biased Magnetic Core Read-Only Matrix 
The biased magnetic core read-only matrix incorporates a dif-
ferent technique than the coincident current matrix. A three by 
three biased magnetic core matrix and the hysteresis loop fer a 
biased coreare shown in Figure 6a and 6b, respectively . 
. B 
~Bl E B Y2 B D 
- - l_ 
-
-,-T X1 
I 
X2 =H1 
I H 
f l ,'2H1 nH l 
A 
(a) (b) 
Figure 6. A Biased Core Matrix 
The lines X1, X2, and X3 are the interrogatien lines, semetimes 
referred to as input lines. Y1, Y2, and Y3 are the output or sense 
lines, and BB is the bi'as line. The bias line and the bias current 
are arranged to apply an n:nnf of -Hl to those cores on which the bias 
line is wound. This bias will hold the state of the cores at point 
A, as shown in Figure 6b. The state of the cores without bias will 
be at point C, after they have ence been pulsed. The interrogatiC!>tl 
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current will correspond to an mm£ of t2H1• When the interrogation 
current is applied, the state of the biased cores will be farced to 
point B. Then when the current is removed, the state of the cores 
will snap back to point A. When the interrogati0n current is applied 
and removed to a core which is not biased, the state of the core will 
move from point C to point D and then back to point C. 
As an illustration, assume that line X1 is interrogated. Core 
number one and number two will undergo a complete flux change, that 
is, as the state of the core moves from point A to point Band back 
to point A, the flux density will change from -Bi to tB1 and then 
from fB1 back to -B1. Contrary to this, the state of core number 
three, moving from point C to point D and back to point C, will have 
a very small flux change,~B1• Due to the large flux change in 
cores number one and two a large voltage will be induced in sense 
lines Y1 and Y2, respectively. Sense line Y3 will have a relatively 
small voltage induced in it, since the flux change in core number 
three is very small. 
The bias l:i.ne could be threaded through all the cores, and 
still achieve the same pattern of information that was obtained by 
threading the bias line only through the cores intended to store a 
binary ONEe This is done by winding the bias line on the core in-
tended to contain a binary ZERO, in such a manner that the bias 
current would apply an mmf equal to tH1 to the core and the state of 
the core would then be biased at point B. When a core held at point 
Bis interrogated, the state of the core will move from point B to 
point E. When the bias line is omitted from a core the state of the 
core moves from point C to point D when interrogated. 
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The amount of flux change that occurs is approximately the same 
for both methods, if the part of the hysteresis loop from point C to 
point Eis linear. The choice of which method would be used when 
building a matrix would depend on which method is most convenient and 
economical in building. 
From Figure 6a it is seen that the row x1 stores the bin4ry 
characters 110. Likewise row X2 stores 011 and row x3 stores 010. 
Therefore, any combination of ONES and ZEROS desired can be stored 
in the matrix, by properly winding the bias line. 
A read-only core matrix will have only one line interrogated at 
a time. This is referred to as linear selection. The number of 
drivers associated with linear selection is cansiderably more than 
with .a general purp0se core memory. But as mentioned in the Intro-
duction, the read-only core matrix does not require the write-in 
current drivers and the associated address selection logic as re• 
quired by the general purpose core memory. A typical timing diagram 
for the matrix in Figure 6a is illustrated in Figure 7. Because 
only one input line is pulsed at any instant, only one signal is 
induced in the output line at that insta11t. The problems of having 
D CJ Cl 
Figure 7. Timing Pia.gram 
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undesired signals in the output are practically non-existant as com• 
pared to the coincident current matrix. 
The biased magnetic core matrix is truly a read-only memory. 
Once the bias line is wired into the matrix, the only way to alter 
the information would be to rewire the bias line. By originally 
wiring in more than one bias line, the matrix could be used to store 
different sets of information. The read-out time for this type of 
memory is in the order of 0.1 microsecond to 10 microseconds, de• 
pending on the characteristics of the specific cores used. 
CHAPTER III 
EXPERIMENTAL DETERMINATION OF THE 
OPERATING CONDITIONS 
General Procedure 
The magnetic characteristics of the tape wound cores selected 
for incorporation into an experimental matrix were unknown. One of 
the facets of the study then was to make suitable tests to determine 
some of the necessary characteristics of the cores. 
The physical dimensions of the cores were found to be, 3/16 
inch outside diameter, 3/16 inch in width, and total tape thickness 
1/16 inch. The tape itself was approximately 1/4 mil in thickness. 
Losses in a core are an important point to consider. The major 
losses associated with tape wound cores is accountable to eddy 
currents. (7), (9). The eddy current losses can be reduced by de-
creasing the thickness of the tape, but this has limiting factors. 
The major causes for the losses in a ferrite core are hysteresis loss 
and changes in permeability of the core. The relative losses in 
tape wound cores are generally less than the losses in ferrite ceres .• 
For a core to operate acceptably, the values of input voltage 
and current and tpe bias current must be determined within a suit-
able range. The operation of a biased magnetic core requires that 
the input nnnf be approximately twice that of the bias nun£. 
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If a small value of current corresponding to -H1 is applied to 
the bias line, and a current corresponding to t2R1 applied to the 
input line, the hysteresis loop the state of the core will follow, 
will be similar to hysteresis loop number one in Figure 8. As the 
B 
113 
'112 
H 
Figure 8. The Resulting Hysteresis Loops as the Input 
MMF and Bias MMF a.re Varied. 
input current and bias current are increased, always keeping a 2:1 
ratio, the resulting hysteresis loops of the state of the core are 
simil~r to hysteresis loops two and three. That is, when the core 
becomes saturated, increasing the bias and input mmf 0s will not pro-
duce an appreciable increase in the amount of flux change. There-
fore, a bias current and input current corresponding to ·Hz and t2H2 
would be the ideal operating currents. The ratio between the input 
and bias mmf 0s do not necessarily have to be exactly 2:l. But if 
the input mmf is too small, the core may not switch. So the input 
mm£ should be just large enough to dependably switch the core. 
Faraday's law of electromagnetic induction expresses the 
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relationship between electromotive force and rate of change of mag-
netic flux as, 
E = -N AL AT 
where Eis average emf in volts. 
N is number of turns on the core. 
~ is change in flux in webers. 
Tis time in seconds for the change in flux to take place. 
The circuit constructed to conduct the tests is shown in Figure 
9. The input current was supplied by a Rutherford Pulse Generator, 
Model B7B. A Lambda Model C-880M D-C power supply was used for the 
bias current. A Hewlett-Packard Current Probe, Model 456A, was used 
in conjunction with an oscilloscope to view the input current, bias 
current and output current. The output voltage was m,onitored with 
a Tektronix Oscilloscope, Model 545, with a 53/54C Dual-Trace Plug• 
In Unit. The Rutherford Pulse Generator is capable of an output 
pulse of fifty volts and having a variable repetition rate t0 two 
megacycles, variable pulse delays and widths to 10,000 microseconds, 
variable rise and fall times of fifteen millimicroseconds, and a 
permissible duty factor of thirty percent, at full amplitude. The 
output should be matched to fifty ohms and this gives the output 
pulse an amplitude ef one ampere at fifty volts. The input pulse 
was chosen to be five microseconds in duration and have a repetition 
rate of 20,000 pps. There were five turns on the input winding, and 
two·on the bias and output windings, respectively. 
Output Voltage and Measurement of Change in Flux 
The first attempts made to determine the operating input and 
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bias currents for a core, were based on the theory, that as the in-
put and bias nnnf 1s are increased, the saturation region would be 
.D=C 
100..Cl.-Power 
Supply 
Current 
Probe 2 
D Oscillo-Pulse 2 Load scope 
Generator 
50..n.. Core 
Figure 9. Test Circuit for One Core 
reached, and the change in fluxA(/J would then become constant. 
Likewise, the induced voltage, would also become constant. But this 
is true only if the time, AT, for the change in flux to take place, 
is constant. As the core is driven farther and farther into satu-
ration, the time required for the flux to switch becomes shorter. 
So, the output voltage continues to rise, even though the A (/J has 
become constant. By viewing the output voltagei on an oscilloscope, 
it is not apparent when the core becomes saturated, and the input 
and bias current could not be determined. 
Since the v~ltage did not become constant as the input and 
bias mmf's are increased, the change in flux had to be investigated. 
:By Faradayvs law ef electromagnetic induction, the magnetic fl~ is 
the integral with respect to time of the induced voltage. Thus, by 
integrating the output volt.age, the total amount of flux change 
could be recorded. 
A simple R-C integrating network was incorporated into the 
output circuit as shown in Figure 10. 
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Bias 
Input 
Figure 10. Test Circuit with a R-C Integrating Network 
If the time constant of RC is much larger than the time length 
of the output voltage, then the network will give a fairly accurate 
integration of the output voltage. An electronic integrator, such 
as a d-c operational amplifier used in a wide-band analog computer, 
would have been more accurate, but for this application was not 
deemed necessary. 
To clarify how the change in flux is found from this circuit, 
the differential equation for the induced output voltage is written, 
eo 
-=i R o 
With RC sufficiently large, the 
than i 0 therefore, 
The voltage across the 
eo -
-R-- 1o 
capacitor is, 
t Ve=+ l i 0 dt 
and substituting for the output current gives, 
~ 
V - .....L r eo dt 
C - C J,... ,_-
o 
(1) 
(2) 
is much smaller 
(3) 
(4) 
(5) 
or it can be written, 
From Faraday's Law, 
or 
t 
¢ = ..1-. ( e dt N j_ o 
0 
-t 
N¢ = J. e 0 dt. 
0 
Equating (6) and (8) we obtain, 
where RC is in seconds. 
¢=_]&_v N C 
N is the number of turns on the output. 
Ve is in volts. 
¢ is in webers. 
(6) 
(7) 
(8) 
(9) 
Since one weber is equal to 108 maxwells, the change in flux in 
maxwells, is given by, 
(10) 
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The change of flux vs. the bias ampere turns with drive current 
equal to two times the bias current, is shown in Figure 11. From 
this curve it is noted that the saturation region is substantially 
reached at 0.45 ampere turns. Now it is known that if the core has 
a bias mm£ of -0.45 ampere turns, and the applied input mm£ is 0.9 
ampere turns, the change in flux that occurs will be a maximum value. 
Input Current 
Another point of interest is the input current waveform. When 
the input current is not large enough to switch the core, the wave-
form is very square. But when the input current is large enough to 
switch the core, the waveform takes the shape similar to that shown 
in Figure 12a. 
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When the input voltage is applied there is an initial current 
rise of I 0 through the input winding. On the hysteresis loop in 
Figure 12, the current rise, I, occurs as the state of the core goes 
0 
from point b to point d. Then the core switches, the back emf in the 
input winding limits the current to Is· During the switching the 
core appears as a constant resistance R8 • As the core reaches the 
switching point f, the current reaches a value of I, equal to E/R, 
where R is the fifty ohm series resistor, and Eis the applied input 
voltage, as shown in Figure 9. 
The observance of this waveform is useful in getting a rough 
estimate of the amount of nunf to switch the core. By setting the 
bias mmf to a point selected at random, the input mmf can be varied 
from a small value (small enough so that the core is not switching), 
to a value large enough to switch the core. When the input current 
waveform begins to show a plateau, then the core is starting to 
switch. This procedure might have to be repeated with different 
values of bias mmf, in order to find the saturation region. 
Figure 13c shows the input current when the core is switching. 
The bias mmf is 0.5 ampere turns and the input mmf is 1.0 ampere 
turn , with a 450 ohm load resistor on the output winding. 
Bias Current 
The bias current was supplied by a variable 0-50 volts d-c 
power supply. A 100 ohm resistor was used to limit the current to 
a range of 25-500 milliamperes. With two turns on the bias winding, 
a range of 0.25 ampere turn to 1.0 ampere turn., is available for the 
bias mm£. 
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The bias circuit to some extent will act as a load for the 
driving circuit. A voltage will be induced in the bias winding just 
the same as the induced voltage in the output winding. This means 
that in the bias circuit there will be a 20,000 pps current super-
imposed on the d-c current. The magnitude of the current pulses is 
controlled by the impedance in the bias circuit. This pulsing 
current is not desirable because the driving circuit must dissipate 
this wasted energy. The simplest solution is to put a series 
inductor in the bias circuit, and thereby provide a large impedance 
for the high frequency current pulses. Using the same circuit as 
shown in Figure 9, except that the Hewlett-Packard Current Probe 
was moved into the bias circuit, the bias current was examined. 
Inserting several inductors, ranging from about 5 microhenrys to 
0.5 millihenry, into the bias circuit showed no appreciable change 
in the magnitude of the bias current. Therefore, it was decided 
that the addition of an inductor was not necessary, and that the 
100 ohm resistor provided enough impedance. The bias current is 
shown in Figure 13e. 
From the conclusions drawn from the tests, it was decided to 
bias the core at - 0.5 ampere turns, and that the input driving mmf 
would be 1.0 ampere turn. With two turns and five turns on the bias 
and input windings, respectively, the bias current would be 256 
milliamperes and the input current 200 milliamperes. Waveforms of 
the output voltage, output current, input current and bias current 
are shown in Figure 13. The output voltage is shown for a fifty ohm 
and a 450 ohm load resistor. The pictures of the output current, in-
put current and bias current were taken with an output winding load 
of 450 ohms. 
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Figure 13a. Output Voltage with 50 Ohm Load 
Vertical Scale: 1 volt/cm., Time Scale: 5 usec/cm • 
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Figure 13b. Output Voltage with 450 Ohm Load 
Vertical Scale: 2 volts/cm., Time Scale: 5 usec/cm. 
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Figure 13c. Output Current with 450 Ohm Load 
V~rtical Scale: 5 ma../cm., Time Scale: 5 usec/cm. 
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Figure 13d. Input Current with 450 Ohm Load 
Vertical Scale: 50 ma.fem., Time Scale: 5 usecfcm. 
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Figure l3e. Bias Current with 450 Ohm Load 
Vertical Scale: 5 ma.fem., Time Scale: 5 usecfcm. 
Figure 13. Waveforms with the Bias MMF at 
0.5 A=T and Input MMF at l.O A=T. 
CHAPTER IV 
CHARACTERISTICS OF A BIASED CORE 
Using the operating conditions established in Chapter Ill some 
of the characteristics of a core were investigated. The circuit 
shown.in Figure 9 was used for the tests which include back voltagia, 
output voltage wavef0rm, switching time, and loading effects. 
Bac:k Voltage 
The back voltage is the self induced voltage genera1:e,d in the 
input winding on the core. Figure 14 shows the input pulse circuit 
w.ith the back voltage being designated by e1 . 
• Generator I ~loe 
50 ...a.. Core 
Figure 14. Input Circuit 
The induced voltage is given by the relationship, 
.d~ 
e = -N ~. 1 dT (1) 
An equivalent expression for the back voltage in terms of the input 
current is, 
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e : -L ...!.L l dt (2) 
where e :is in volts. l, 
Lis in henrys. 
~ is in amperes/second. 
By writing equation (2) in the form, 
-e1 
L: di/dt (3) 
the inductance can be calculated from experimental data. The back 
voltage was measured with the Tektronix 545 oscilloscope and the 
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input current was monitored on the scope by using tme current probe. 
The risetime of the current was. approxitnately. .. O. 020 microseconds. 
The r.esults are shown in .Table I •.. 
No~ turns on Input Calculated Inductance 
Input Winding Current 
-el Inductance per turn 
5 200 ma. 2 volts 0.2 uh 0.04 uh 
2 500 ma. 2 volts 0.08 uh 0.04 uh 
Table I. Back Voltage and Calculated Inductance 
Output Voltage Waveform 
The output voltage waveform is given by, 
e1 = -N* 
and depends upon the operating conditions applied to the core. 
(4) 
When the core is biased with an mm£ equal to -Ha, and driven by 
an input pul,sewith an mmf equal ta /2H8 , as shown in Figure 15a, 
the relationship between the input voltage, input current, induced 
flux, and ineuced voltage is shown in Figure 15b. But when the core 
is ove~driven, i.e., biased with an mmf equal to ·Hi, and driven by 
an input pulse with an mm£ equal to t2Hb, the relationship of input 
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voltage, input current, induced flux, and induced voltage is altered 
to that shown in Figure 15c. In general, operating the state of the 
core between points A and A0 would be acceptabie operating conditions 
and operating between points Band B 1 would be overdriving the core. 
Input Voltage 
Input Current 
Induced Flux 
Induced Voltage 
-Hb 
90% 
10% 
B 
-Ha 
A 
Acceptably 
Driven 
(b) 
=C 
(a) 
H 
tHa ,'Hb 
90% 
10% 
Overdriven 
(c) 
Figure 15. Compariso~ of Various Waveforms for Different 
Input Pulses. 
Comparing the input voltage of the acceptably driven core with 
the input voltage of the everdriven core, it is noted that the 
amplitude of the la~ter is much larger. Even though the amplitudes 
are unequal, the risetime (10% to 90%} for each voltage will be very 
nearly equal. thus the time for the state of the core to move from 
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A ta A' is the same as to move from B to B'. This further means 
that the flux changes much faster when the core is overdriven than 
when it is not overdriven. This is shown in Figu.re 15. 
Since a voltage is induced only when the flux is changing, the 
width of the induced voltage depends on the length of time the flux 
is changing. A slowly changing flux induces a wide voltage pulse, 
whereas a fast changing flux induces a narrGW output voltage pulse. 
Thus a highly-overdriven core will produce a very narrow output 
pulse. 
A fast changing flux ~ill also induce a larger voltage than a 
slowly changing flux. The term, . :: , in equation (4) is much 
larger for a fast changing flux than for a slowly changing flux. 
Therefore, as a core is farther and farther overdriven, the induced 
output voltage will become larger in magnitude and very narrow in 
width. 
Figure 16 skews the induced voltage magnitude and width vs. 
bias ampere turns. 
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Figure 16. _ Output Voltage vs. Bias MMF 
Positive and Negative Output Signal 
The induced output voltage contains a positive and a negative 
pulse as shown in Figure 13a and 13b. 
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When the state of the core is biased at point A, in Figure 15a, 
with an uunf corresponding to -Ha, and driven by the input pulse to 
point A', the state of the core will then snap back to point A as 
soon as the input pulse falls to zero. The action of the flux 
density changing from approximately - c will induce a positive output 
voltage. As the flux density changes from fC back to-ca negative 
voltage will be induced in the output winding. Therefore, every 
time that a core is interrogated, a positive pulse as w.ell as a 
negative pulse will be induced in the output winding. Since only 
one output pulse is necessary, the unwanted pulse can be removed by 
a simple diode circuit, or it may not be necessary to do this, be-
cause the circuits that receive the information from the core might 
inherently reject the unwanted pulse. 
Switching Time 
The switching time of a core is an impor~ant characteristic. 
By knowing the approximat e switching time, an es t imate of the access 
time for a memory unit can be made. The acces s time being the time 
i nterval between t he ins t ant at which the arithmetic unit calls for 
the information from the memory unit and the instant at which the 
i nformation is delivered from t he storage to the arithmetic unit. 
Access time might be a deciding fac t or as to whether a memory device 
is suitable for a computer memory. 
The switching time, Tsw' is defined as the time .interval 
between the 10% points of the output voltage waveform, as shown in 
Figure 17. 
10% 
Figure 17. Output Voltage - Defining Switching Time, Tsw 
From Figure 13b the switching time can be estimated to be 2.0 
microseconds. At the expense of increasing the input mmf the 
switching time can be reduced to around 0.6 microseconds. This 
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requires more pewer and weuld only be done when absolutely necessary. 
Load Effects 
·t ~ 
The output from a memory is normally fed into a register or to 
some type of logic circuit. The information is either fed directly 
to these circuits or through a read amplifier. The input impedance 
of these devices may vary from a few ohms to the order of megohms, 
depending on whether tubes or transistors are used and in what kind 
of a circuit. It is therefore, important to find out what happens 
to the output pulse when subjected to various loads. 
Figure 18 shews the amplitude and pulse width of the output 
voltage, vs. load resistance for loads varying from eighteen ohms te 
ten megohms. 
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Figure 18. Output Voltage vs. Load Resistance 
This shows that as the load increases from eighteen ohms to 
approximately 200 ohms the amplitude of the output pulse increases 
and the width decreases. Above 200 ohms the amplitude and width 
are relatively constant. The information from this test would help 
to decide what type of read amplifiers to use. 
CHAPTERV 
TESTING AND EVALUATION OF THE CORE MATRIX 
Construction 
To evaluate a biased core memory, a four by four test matrix 
was built. The cores used in the matrix are the same as the core 
described in Chapter III. A photograph of the memory matrix is 
shown in Figure 19. 
Figure 19. The Test Matrix 
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The input windings on the cores in rows 1, 2, and 3 have five 
turns, and the cores in row 4, two turns. The bias windings and 
sense windings on all the cores have two turns. 
The location of the binary information was picked at random and 
the resulting configuration is shown in Table II. 
Sense Line 
Input 1 2 3 4 
Line 
1 ·l 1 0 0 
2 0 1 l 0 
3 0 1 1 0 
4 1 0 l 0 
Table II. Bit Pattern Stored in the Memory 
The wire used for the input lines, bias line, and seL1se lines 
was #32 AWG copper wire. The matrix was soldered to terminal posts 
that were mounted en a 1/16 inch thick phenolic frame. 
Test Procedure 
The test matrix was analyzed for various qualities. The 
matrix was subjected to various load resistances on the output 
windings, and a comparison of the binary ONES and ZEROS was made. 
The back voltage and intercoupling effects were also considered. 
Results with Various Loads on 
the Output Winding 
In this case, the information was read fram the memory with no 
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load on the output winding, except for the scope which waste~ 
megohms. Tb.is set of· information is shown in Table III. 
0.4 0.4 0.1 0.1 
0.1 0.41 0.4 0.1 
0.1 o. 4 0.4 0.1 
0.5 0.2 0.5 0.2 
Table III. Output Voltages with No Lead (Peak volts) 
The average value far a binary ONE is 0.4 volts and for the 
binary ZERO is 0.1 volts, in the first three rows. The average 
value for the binary ONE is 0.5 velts and the average binary ZERO 
is 0.2 volts, 1n the fourth row. This gives a 4:1 ONE-to-ZERO ratio 
for rows 1, 2, and 3, and 2.5:1 ratio for row 4. 
In the secG11.d case, a 450 ohm resistor was placed across the 
output windings and the results are shown in Table IV. 
0.35 0.36 0.2 0.18 
0.15 ().37 0.31 0.17 
0.17 0.35 0.35 0.18 
0.50 0.20 0.45 0.20 
Table I~ Output Voltages with a 450 Ohm Load (Peak volts) 
The average value fer a binary ONE is (!). 35 vol ts, and:.=for the 
binary ZERO is 0.17 velts, yielding a ONE-to-ZERO ratio Gf approxi-
mately 2:1, for rows 1, 2, and 3. Row 4 has a ONE-to-ZERO rati0 of 
2.4:1, with average values of 0.475 volts and 9.2 volts for a binary 
ONE and ZERO, respectively. 
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Decreasing the load resistance to 20 ohms gave the information 
shown in Table V. 
0.29 0.30 O.H> 0.10 
0.10 0.31 0.30 0.10 
0.10 0.30 0.30 0.10 
0.40 0.20 0.40 0.15 
Table V. Output Voltages with a 20 Ohm Load (Peak volts) 
The average binary ONE was 0.30 volts and the average binary 
ZERO was 0.10 volts £or rows l, 2, and 3, giving a ONE-to-ZERO ratio 
of 3:1. For the fourth row the average binary ONE and ZERO is 0.40 
volts and 0.17 volts, respectively. The ONE-to-ZERO ratio is 
approximately 2:1. 
Analyzing all three cases, the best ONE-to-ZERO ratio was 4:1 
at no load, and the worst was 2:1. The waveforms of the binary ONE 
and ZERO, for a ONE-to-ZERO ratio of 4:1, are shown in Figure 20. 
' .L 
.... 
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Figure 20a. Binary ONE 
-I 
Figure 20b. Binary ZERO 
Figure 20. Output Voltages of a Binary ONE and a 
Binary ZERO. Vertical scale: 0.5 volt/cm., 
Time Scale: 5 usec/cm. 
These ratios are based on the peak amplitude of the output 
36 
signal. Figure 20 shows that the width of the two pulses are quite 
different, and that the amplitude of the output signal should nQt be 
the only factor to consider in deciding on whether or not these two 
pulses are easily and acceptably detected as a binary ONE or a 
binary ZERO. The width of the binary ONE is approximately 2 to 2.5 
microseconds i11 durat:l.on, and the average width of a binary ZERO is 
0.2 microseconds. Therefore, even though the ONE=to=ZERO ratio of 
the amplitude is only 2:1 in the worst case, the difference in 
widths makes the pulses quite distinguishable. 
The result!!l also show that the output voltage amplitude of the 
binary ONE decreased in approximately the same manner, as the load 
resistance was decreased, as was discussed. in Chapter IV. The out-
put voltage representing the binary ZEROS is relatively independent 
af the load as c0mpared with the output voltage representing the 
binary ONE, and therefore in considering which load would give the 
best output, the higher load resistances provide the largest ONE-to-
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ZERO ratios. 
Back Voltage 
Consider the circuit shQWJ!l in Figure 21 to be for row number 
one of the mem0ry matrix. 
Core #1 ffo2 fJ:3 /~4 
t I, L1 .1. ' ·L2 L3 11R Pulse Generator V V1 V2 ~~ V4 
Figure 21. Circuit for an Input Line of the Test Matrix 
L1 is the inductance of the input winding corresponding to the 
core in column one, and likewise t 2 , t 3 , and L4 correspGnd to the 
inductance of the input windings on the cores in columns 2, 3, and 
4. The binary information stored in this circuit is 1100. Cores 
number Olle and two being biased while cores three and four are not 
biased. The circuit voltage equation is, 
di 
V4= L.·4· - • 
. dt. 
38 
The voltage drop across the input winding of core number one and 
core number two are made up of a self-induced voltage and a mutually 
induced voltage. The mutually induced voltage is caused by the bias 
winding and adds to the self-induced voltage. 
Using rows one and four of the test matrix the oscilloscope 
was used to measure the voltage drop around the circuit. The results 
are shown in Table VI. 
Row 1 Row 4 
Vl 0.8 volt 0.7 volt 
V2 0.8 volt 0.3 volt 
V3 0.4 volt 0.6 volt 
V4 0.4 velt 0.3 v0lt 
IR 6.0 volts 16.0 volts 
Table VI. Voltage Drops in the Input Circuit. 
This table shows that the back voltage of a biased core is 
approximately twice that of an unbiased core. There is nothing 
significant about the fact that the back voltage 0f a biased care 
is twice that of an unbiased c@re, but there is a reason that it is 
larger. To explain this, consider the amount of flux change that is 
involved. Since the back voltage is proportional to the change in 
flux, the biased core will have a much larger flux change than an 
1:1nbiased core, thus inducing a much larger back voltage. The action 
of the flux is explained in Chapter II. 
The effect of the back voltage generated when four cores are 
put in series is illustrated in Figure 22. Figure 22a shows the 
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Figure-22. Comparison of a Binary ONE when read from 
the Matrix to a Binary ONE Ope:r&ilted Individually 
Vertical Scale: 0,5 volt/cm,~ 'I'ime Scale: 5 usec/cm, 
output voltage of it binary ONE when monitered from. the matrix, 
Figure 22b is the output volt,lll,g;e of ,!,\ bi.nary ONE ·wh®n only a ~ingle 
core was operated, 
The increased amount of back vol ta,ge, when the cores a.re in 
matrix form, makes the wavefo1~m of. the bin«try ONE a little wider 
cuts down on the large negative spike, The difference :i.n the twO 
waveforms is so small, it can be neglecte.d for most a,pplil.~ations, 
In considering the construct:i.on of a. large memory matrix, ::mch 
as a sixty-four by sixty=four matrix, the back voltage of the cores 
would certainly be an important factor, The back voltage gene:rated 
by each core will add, and therefore the capability of the drivers 
have to be considered, A driver must be capable of supplying the 
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cerrect voltage and current in order to switch the desired cores. 
Intercoupling Effects 
If two wires ar,e parallel and have only a small seperation 
between them, most ef the flux created by a current in"cme wire will 
link with the other wire providing good electromagnetic coupling. 
Also, the capacity between closely spaced wires is relatively high 
and a variation in the voltage in ene wire will be effective in 
inducing a voltage in the Qther by electrostatic coupling. 
The biased magnetic core memory investigated in this study has 
linear selection, which means that only one input line is pulsed at 
a time. By pulsing only one line at a time, the intercoupling 
effects are negligible. For example, when row two in Figure 19 is 
p1;1lsed, the (fflly signal available for each sense line has bee~ 
initiated by the input from raw two. Figure 22 shows that any inter-
coupling effects present in the matrix are negligible. 
Switching Time 
The switch~ng time for a single core was discussed in Chapter IV, 
and this discussien is true for matrix operation als.o. The input 
pulse width used was five microseconds in dura.ticm, and this gave an 
autput pulse of approximately two microseconds wide. The input pulse 
.width was reduced fr4l>lll five microseconds to tw0 micreseconds and the . 
output pulse did not change in amplitude or width, but of course, 
the negative part of the output pulse accured after two microseconds 
from th.e start of the cycle, instead of after five micr0sec0nds,. 
As lnentioned. in Chapter IV the output pulse width can be reduced 
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te areund 0.6 microseceimds by overdriving the core. 
Variations of the Risetime of the Input Pulse 
The Rutherford Pulse Generator, having an adjustment for.the 
risetime of it's output pulse, makes it p0ssible to test the matrix 
. . 
for an input pulse having different risetimes. The result of 
i,ncreasing the risetime 0£ the input pu.lse enough to get an over-
shoot improved the risetime of the induced output pulse, prod'liJ.ce!i a 
ripple on the leading edge, and increased the amplitude a slight 
amount. Decreasing the risetime enGugh to cause the leading edge 
of the input pulse to rGll 0ff produced a mu.ch slGwer risettme Gf 
the i2ciuced output pulse, and a decrease in amplitude. The slaw 
risetime prGduced an unsatisfactory output pulse, whereas the 
slight ripple on the output pulse for the fast risetime w0uld be 
acceptable. 
CHAPTER VI 
SUMMARY AND CONCLUSIONS 
Summary 
A biased magnetic core read-only memory was built and some of 
the problems involved in operating the memory device were studied. 
Using the following method a simple and effective technique was 
developed for reading information from a core matrix memory without 
destroying the information. A bias wire is threaded through the 
memory in such a manner that will give the desired configuration of 
binary ONES and ZEROS. When a row of the memory matrix is inter-
rogated with a current pulse, the biased cores will undergo a 
complete flux reversal, thus inducing a voltage in the sense line. 
An unbiased core will have only a very small flux change and will 
induce a comparatively very small voltage, and therefore making the 
distinction between a binary ONE and a binary ZERO relatively un-
complicated. 
One of the facets of the study was to make suitable tests to 
determine some of the necessary characteristics of the cores. To 
determine what value of bias nunf and input umf would be acceptable 
to operate a core, several different approaches were used. These 
included analysis of the input current, width of the induced output 
voltage, amplitude of the output voltage, and measurement of the 
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ameunt of ehange in flux when the core is pulsed. The most inform• 
a~ive of these approaches was the latter. TG measure the change in 
flux, the Gutput voltage was integrated, with respect te time, by 
means of a simple R•C integrating network, thus giving a fairly 
accurate approximation of the amount of changing flux. 
The cores were assembled into a four by fQUr matrix and then 
teste.d for different values of load resistance OR the output wind-
ing. Also, e.ffects ef back voltage, intereou.pling between wires, 
switching time, and variation in the width and risetime of the input 
pulse w.are analyzed. 
In considering building a larger matrix of practical size, 
l 
such as that mentioned in Chapter V, the biggest problem would be 
in obtaining drivers that could supply sufficient pewer to G"Vercome 
the relatively large back voltage generated at the input winding 
of each core. If this can be dcme without sacrificing too much in 
space and economy, the core matrix will be a very gCi>od read-only· 
memory~ 
Conclusions 
The main ec:mclusiQn to be drawn is that a read-only memory of 
th.is type f11tmisb.es positive identification of the information 
. ··~· . 
stored in the matrix, and that a. core matrix is one of the mest 
reliable me~y units that can be built. Th.e memory is economical 
because the cores and techniques used to produce a memory of this 
type have already been developed and are in use t.oday. 
A ONE-to-ZERO i:atio of 4:1 was obtained with the binary ONE 
output voltage being 409 millivolts. Th.e ratio could be made larger 
,_ . ---·--- .. - ·-·--------·-··--------- ·-- -- - ---- -
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by overdriving tbe cores, but this would mean an increase in input 
power. The memory proved to be very satisfactery, and because the 
mat;ix has linear selection, it is very reliable as far as noise is 
concerned. 
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